Wafer-Level Chip-Scale Packaging - by Shichun Qu & Yong Liu (Hardcover)
Similar Products
Products of same category from the store
All
Product info
<p/><br></br><p><b> About the Book </b></p></br></br>This book presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability, and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials, and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical, and stress modeling methodologies is also provided. This book also: ] Covers the development of wafer-level power discrete packaging with regular wafer-level design concepts and directly bumping technology ] Introduces the development of the analog and power SIP/3D/TSV/stack die packaging technology ] Presents the wafer-level analog IC packaging design through fan-in and fan-out with RDLs.<p/><br></br><p><b> Book Synopsis </b></p></br></br>Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Since the analog and power electronic wafer level packaging is different from regular digital and memory IC package, this book will systematically introduce the typical analog and power electronic wafer level packaging design, assembly process, materials, reliability and failure analysis, and material selection. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical and stress modeling methodologies is also presented in the book.<p/><br></br><p><b> From the Back Cover </b></p></br></br><p>This book presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability, and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials, and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical, and stress modeling methodologies is also provided.</p><p>This book also: </p><p>- Covers the development of wafer-level power discrete packaging with regular wafer-level design concepts and directly bumping technology </p><p>- Introduces the development of the analog and power SIP/3D/TSV/stack die packaging technology </p><p>- Presents the wafer-level analog IC packaging design through fan-in and fan-out with RDLs</p><p/><br></br><p><b> Review Quotes </b></p></br></br><br><p>"Wafer Level Chip-Scale Packaging by Qu, Shichun, Liu, Yong presents good technical insights of wafer-level chip scale packaging (WLCSP) technology, suitable for both industry and academic practitioners. ... It is a good reference to demonstrate the alternate wafer-level chip scale packaging, and can serve as a very informative technical reference. ... The book is valuable as a learning tool for WLCSP and its clear relevance to real-world industry practices make it useful for both students and reliability practitioners." (Chong Leong Gan and Uda Hashim, Microelectronics Reliability, August, 2015)</p><br>
Price History
Price Archive shows prices from various stores, lets you see history and find the cheapest. There is no actual sale on the website. For all support, inquiry and suggestion messagescommunication@pricearchive.us